"/home/maar/Code/Git/Verilog/MIPS-UART-module/project/mipsart/../../src/hdl/testbench.v" Line 17: Module instantiation should have an instance name