AYX0Tx@0dx$DTNNNNNNhZxZ[[[[h331t33333333NNN< $MMDVZ^" h" o z"" " "        " #$%*&0':)M*a+p,-./ 0!1"2#3$4%5&6'7(9)0:*?;+N<,\=-l>.}?/@0B1C2D3E4F5H6I7 L8,!M9B"N:X#O;vUnr;|  QUY;d*lx~+5. 6.W1h*y0&$789:lp1t0~;78(6!"$ &%''#4M`t 5 imq~; !"#$%'9 : ( " - 8 (B )T *c +r , - . /  $ ,( -1 (; )F ;H *P .X /e 0s 1 2 3 4   2M 3X 4` h * Q$0b5E w5B#+ N  & ms nr;|  QUY;d*lx~+5. 6.W1h*y0&$789:lp1t0~;78(6!"$ &%''#4M`t 5 imq~; !"#$%'9 : ( " - 8 (B )T *c +r , - . /  $ ,( -1 (; )F ;H *P .X /e 0s 1 2 3 4   2M 3X 4` h v*S/home/maar/Code/Git/Verilog/MIPS-UART-module/src/hdl/pipeline.vpipelinepipelineclkrsti_read_eni_addri_instr_inwb_done_id_read_end_write_end_addrd_write_datad_data_inpc_sourcepc_writejump_addrbranch_addrnext_i_addri_fetchedif_id_write_enwreg_dataex_dst_regex_opcodeid_rsid_rtid_opcodeID_EX_wb_reg_writeID_EX_wb_mem_to_regID_EX_mem_readID_EX_mem_writeID_EX_ex_imm_commandID_EX_ex_alu_src_bID_EX_ex_dst_reg_selID_EX_ex_alu_opID_EX_AID_EX_BID_EX_sign_extend_offsetID_EX_rtID_EX_rdID_EX_rsID_EX_opcodeEX_MEM_alu_resultEX_MEM_B_valueEX_MEM_dst_regEX_MEM_opcodeEX_MEM_mem_readEX_MEM_mem_writeEX_MEM_wb_reg_writeEX_MEM_wb_mem_to_regMEM_WB_dst_regMEM_WB_reg_writeMEM_WB_mem_to_regMEM_WB_mem_outMEM_WB_alu_outid_rt_is_sourcehazard_detectedif_rs_forward_controlid_rt_forward_controlex_rs_forward_controlex_rt_forward_controlclkrstpstoppstop_iif_id_write_enpc_writepc_sourcei_read_eni_addri_instr_injump_addrbranch_addrIF_ID_instructionIF_ID_next_i_addrm_12792418291712187595_0228657068ifetch_instwork_m_12792418291712187595_0228657068clkrstex_dst_regpstop_omem_dst_regid_rsid_rtmem_opcodeex_opcodeid_opcodeid_rt_is_sourceex_reg_writemem_reg_writepc_writeif_id_write_enwb_done_ihazard_detected_om_01056257828120339384_0569471234hazard_instwork_m_01056257828120339384_0569471234ex_mem_reg_writemem_wb_reg_writeex_mem_dst_regmem_wb_dst_regid_ex_rsid_ex_rtif_id_rsif_id_rtif_rs_forward_controlid_rt_forward_controlex_rs_forward_controlex_rt_forward_controlm_06525214646608063532_1081490573forwarding_instwork_m_06525214646608063532_1081490573clkrstreg_writewreg_addrwreg_datainstructionnext_i_addrpstop_irs_fwd_selrt_fwd_selmem_fwd_valwb_fwd_valhazardid_rsid_rtid_opcodeID_EX_AID_EX_BID_EX_rtID_EX_rsID_EX_rdID_EX_opcodeID_EX_sign_extend_offsetID_EX_wb_reg_writeID_EX_wb_mem_to_regID_EX_mem_readID_EX_mem_writeID_EX_ex_imm_commandID_EX_ex_alu_src_bID_EX_ex_dst_reg_selID_EX_ex_alu_opbranch_addrjump_addrid_rt_is_sourceif_pc_sourcem_17435592861902296737_2587760261idecode_instwork_m_17435592861902296737_2587760261clkrstwb_reg_writewb_mem_to_regmem_readpstop_imem_writeex_imm_commandex_alu_src_bex_dst_reg_selex_alu_opABsign_extend_offsetrtrdopcoders_fwd_selrt_fwd_selmem_fwd_valwb_fwd_valex_dst_regex_opcodeEX_MEM_alu_resultEX_MEM_B_valueEX_MEM_dst_regEX_MEM_opcodeEX_MEM_mem_readEX_MEM_mem_writeEX_MEM_wb_reg_writeEX_MEM_wb_mem_to_regm_05866425861820687629_1844442480execute_instwork_m_05866425861820687629_1844442480clkrstmem_readmem_writealu_resultBpstop_idst_regwb_reg_writewb_mem_to_regMEM_WB_dst_regMEM_WB_reg_writeMEM_WB_mem_to_regMEM_WB_mem_outMEM_WB_alu_outd_read_end_write_end_addrd_write_datad_data_inm_16245461553792118434_2321779972memstage_instwork_m_16245461553792118434_2321779972mem_to_regmem_outalu_outwrite_datam_13163485988797029215_2430533798wb_instwork_m_13163485988797029215_2430533798isim/testbench_isim_beh.exe.sim/work/m_03884987194900688116_3409648901.didat