AYX,l| 4@`llltp h$080000000lllMMDV]o 0gP`{ v*S/home/maar/Code/Git/Verilog/MIPS-UART-module/src/hdl/alu_ctrl.valu_ctrlalu_ctrlalu_opfunc_codealu_ctlAlways_10_0/home/maar/Code/Git/Verilog/MIPS-UART-module/src/hdl/alu_ctrl.visim/testbench_isim_beh.exe.sim/work/m_05734343435962437432_1098446607.didat