AYX P `  $ L X 0 0 0 8 l l l h 8 h x 0 0 0   MKCS W [ b i o u z" "23 `@`@@2 @@2  !"$%v*S/home/maar/Code/Git/Verilog/MIPS-UART-module/src/hdl/regfile.vregfileregfileclkrstraddr1raddr2waddrwdataw_enrdata1rdata2rfiiCont_20_0Cont_21_1Initial_25_2Always_31_3/home/maar/Code/Git/Verilog/MIPS-UART-module/src/hdl/regfile.v isim/testbench_isim_beh.exe.sim/work/m_13391725556481979963_1621107508.didat