

Университет ИТМО

Кафедра вычислительной техники

ОТЧЁТ ПО ЛАБОРАТОРНОЙ РАБОТЕ № 3
ПО ДИСЦИПЛИНЕ: "СХЕМОТЕХНИКА ЭВМ"
Вариант №5

Студенты:
Куклина М.
Кириллова А.

Преподаватель: Баевских А.

Санкт-Петербург
2016 г.


Содержание

1. Цели работы.
2. RTL модель.
3. Временные диаграммы.
4. Листинг.
5. Вывод.



Цели работы

1. Знакомство с шинной организацией вычислительных систем.
2. Знакомство с методами использования адресного пространства в вычислительной системе с шинной организацией.
3. Изучение принципов подключения цифровых блоков в состав вычислительной системы посредством системного интерфейса.

RTL модель



Временные диаграммы



Листинг

```

1 module uart_ctl(
2     input          clk ,
3     input          rst ,
4
5     /* I/O buses. */
6     input          rx ,
7
8     /* Data to send. */
9     input  [7:0]   din ,
10    /* Data to send is ready. */
11    input          din_rdy ,
12
13    output          tx ,
14    /* Received data. */
15    output  [7:0]   dout ,
16    /* Receive ends; data ready. */
17    output          dout_rdy
18    /* Controller ready for transmission. */
19    // output          tx_rdy
20 );
21
22 wire          bclk;
23
24 baud_gen baud_gen(
25     .clk (clk) ,
26     .rst (rst) ,
27
28     .bclk (bclk)
29 );
30
31 rx_ctl rx_ctl(
32     .clk (clk) ,
33     .rst (rst) ,
34
35     .bclk (bclk) ,
36     .rx (rx) ,
37
38     .dout (dout) ,
39     .dout_rdy (dout_rdy)
40 );
41

```

```

42     tx_ctl tx_ctl(
43         .clk (clk),
44         .rst (rst),
45         .bclk(bclk),
46
47         .din (din),
48         .din_rdy(din_rdy),
49
50         .tx (tx),
51         .tx_rdy(tx_rdy)
52     );
53
54 endmodule

1 module rx(
2     input          clk ,
3     input          rst ,
4     input          bclk ,
5     input          rx ,
6
7     output reg [7:0] dout ,
8     output reg      dout_rdy
9 );
10
11 localparam START_BIT = 0;
12 localparam STOP_BIT  = 1;
13
14 localparam IDLE      = 2'd0;
15 localparam START     = 2'd1;
16 localparam STOP      = 2'd2;
17
18
19 reg [7:0] rsr = 0;
20
21 reg [2:0] d_ctr = 0;
22 reg [1:0] next_state = 0;
23 reg [1:0] state = 0;
24
25 reg was_bclk = 0;
26
27
28 always @(negedge clk or posedge rst) begin
29     if (rst)
30         state <= IDLE;
31     else
32         if (!bclk && was_bclk)
33             state <= next_state;
34 end
35
36 always @(posedge clk or posedge rst) begin
37     if (rst) begin
38         next_state <= 0;
39         was_bclk <= 0;
40         dout_rdy <= 0;
41         d_ctr <= 0;
42         rsr <= 0;
43         dout <= 0;
44     end
45     else begin
46         if (bclk && !was_bclk) begin
47             was_bclk <= bclk;
48             case (state)
49                 IDLE:
50                     begin
51                         dout_rdy <= 0;
52                         if (START_BIT == rx) begin
53                             next_state <= START;
54                         end
55                     end
56                 START:
57                     begin
58                         d_ctr <= d_ctr + 1'b1;
59                         rsr <= { rx, rsr [7:1] }; //rsr << 1;
60                         //rsr[0] <= rx;
61                         if (3'd7 == d_ctr) begin
62                             next_state <= STOP;
63                             d_ctr <= 0;
64                         end

```

```

65         end
66         STOP:
67         begin
68             if (STOP_BIT == rx) begin
69                 dout_rdy <= 1;
70                 dout <= rsr;
71             end
72             next_state <= IDLE;
73         end
74     endcase
75 end
76 else
77     was_bclk <= bclk;
78 end
79 end
80 endmodule

```

```

1 module tx_ctl(
2     input          clk ,
3     input          rst ,
4
5     input          bclk ,
6     input [7:0]   din ,
7     input          din_rdy ,
8
9     output         tx ,
10    output         tx_rdy
11 );
12
13    reg wr = 0;
14    reg rd = 0;
15    reg en = 0;
16    wire [7:0] fifo_dout;
17
18    reg [2:0] state = 0;
19
20    localparam IDLE = 0;
21    localparam CHSE = 1;
22    localparam READ = 2;
23    localparam WRITE = 3;
24    localparam SEN = 4;
25
26    always @(posedge clk)
27        if (rst) begin
28            rd <= 0;
29            wr <= 0;
30            en <= 0;
31            state <= IDLE;
32        end else
33            case (state)
34                IDLE:
35                    begin
36                        rd <= 0;
37                        wr <= 0;
38                        en <= 0;
39                        state <= CHSE;
40                    end
41                CHSE:
42                    begin
43                        if (tx_rdy && !fifo_empty)
44                            state <= READ;
45                        else if (din_rdy && !fifo_full)
46                            state <= WRITE;
47                    end
48                READ:
49                    begin
50                        rd <= 1;
51                        state <= SEN;
52                    end
53                WRITE:
54                    begin
55                        wr <= 1;
56                        state <= IDLE;
57                    end
58                SEN:
59                    begin
60                        rd <= 0;
61                        en <= 1;

```

```

62         state <= IDLE;
63     end
64 endcase
65
66 /* Write and read on negedge. */
67 fifo tx_fifo(
68     .clk(clk),
69     .rst(rst),
70
71     .rd(rd),
72     .wr(wr),
73
74     .din(din),
75
76     .full(fifo_full),
77     .empty(fifo_empty),
78
79     .dout(fifo_dout)
80 );
81
82 tx tx_mod(
83     .clk(clk),
84     .rst(rst),
85
86     .bclk(bclk),
87     /* Data to transmit. */
88     .din(fifo_dout),
89     /* Data ready to transmit. */
90     .din_rdy(en),
91     /* TX-pin */
92     //.din(din),
93     //.din_rdy(din_rdy),
94     .tx(tx),
95     /* Transmitter is ready ( 1 ), is busy ( 0 ). */
96     .tx_rdy(tx_rdy)
97 );
98
99 endmodule

```

```

1 module tx(
2     input      clk,
3     input      rst,
4
5     input      bclk,
6     input [7:0] din,
7     input      din_rdy,
8
9     output reg tx,
10    output reg tx_rdy
11 );
12
13 localparam IDLE      = 3'd0;
14 localparam START    = 3'd1;
15 localparam TRANSMIT = 3'd2;
16 localparam STOP     = 3'd3;
17 localparam WAIT     = 3'd4;
18
19 localparam START_BIT = 1'b0;
20 localparam STOP_BIT  = 1'b1;
21
22 localparam WAIT_TIME_IN_BAUDS = 30;
23
24 reg [7:0] thr      = 0;
25 reg [7:0] tsr      = 0;
26 reg [4:0] wait_time = 0;
27 reg [2:0] dctr      = 0;
28 reg [2:0] state     = 0;
29 reg      was_bclk   = 0;
30 reg      tx_en      = 0;
31 reg      was_din_rdy = 0;
32
33 always @(posedge clk or posedge rst)
34     if (rst) begin
35         state <= IDLE;
36         wait_time <= 0;
37         dctr <= 0;
38         tsr <= 0;
39         tx <= 1;

```

```

40     tx_rdy     <= 1;
41 end
42 else begin
43     if (IDLE == state && din_rdy) begin
44         state <= START;
45         tsr     <= din;
46         tx_rdy  <= 0;
47         was_bclk <= bclk;
48     end
49     else
50         if (bclk & !was_bclk) begin
51             was_bclk = bclk;
52             case (state)
53             START:
54                 begin
55                     state <= TRANSMIT;
56                     tx     <= START_BIT;
57                 end
58             TRANSMIT:
59                 begin
60                     tx <= tsr[0];
61                     tsr <= tsr >> 1;
62                     dctr <= dctr + 1'b1;
63                     if (7 == dctr) begin
64                         state <= STOP;
65                         dctr     <= 0;
66                     end
67                 end
68             STOP:
69                 begin
70                     state <= WAIT;
71                     tx     <= STOP_BIT;
72                 end
73             WAIT:
74                 begin
75                     wait_time <= wait_time + 1'b1;
76                     if (wait_time == WAIT_TIME_IN_BAUDS) begin
77                         state <= IDLE;
78                         wait_time <= 0;
79                         tx_rdy <= 1;
80                     end
81                 end
82             endcase
83         end
84     else
85         was_bclk <= bclk;
86 end
87
88 endmodule

```

```

1 /* Read and write on posedge clk.
2 * Set states of fullness and emptiness by negedge.
3 */
4 module fifo #(
5     parameter DEPTH = 16,
6     parameter CAPACITY = 8
7 ) (
8     input                clk ,
9     input                rst ,
10
11     input                rd ,
12     input                wr ,
13     input                [CAPACITY-1:0] din ,
14
15     output               full ,
16     output               empty ,
17     output reg [CAPACITY-1:0] dout
18 );
19
20 integer i;
21 localparam WRITE = 0;
22 localparam READ  = 1;
23
24 reg [CAPACITY-1:0] mem [DEPTH-1:0];
25 reg [$clog2(DEPTH)-1:0] raddr = 0;
26 reg [$clog2(DEPTH)-1:0] waddr = 0;
27
28 reg state;

```

```

29  reg fifo_full;
30  reg fifo_empty;
31
32  assign empty = fifo_empty;
33  assign full  = fifo_full;
34
35  always @(posedge clk or posedge rst ) begin
36      if( rst ) begin
37          for( i = 0; i <= DEPTH-1; i = i + 1 )
38              mem[i] <= 0;
39          waddr <= 0;
40          raddr <= 0;
41          dout <= 0;
42      end
43      else begin
44          if( wr & !fifo_full ) begin
45              mem[waddr] <= din;
46              waddr <= waddr+1'b1;
47              state <= WRITE;
48          end
49          else if( rd & !empty ) begin
50              dout <= mem[raddr];
51              raddr <= raddr + 1'b1;
52              state <= READ;
53          end
54      end
55  end
56
57  always @(negedge clk or posedge rst )
58      if( rst ) begin
59          fifo_full <= 0;
60          fifo_empty <= 1;
61      end
62      else
63          case( state )
64              READ:
65                  begin
66                      fifo_full <= 0;
67                      if( waddr == raddr )
68                          fifo_empty <= 1;
69                      else
70                          fifo_empty <= 0;
71                  end
72              WRITE:
73                  begin
74                      fifo_empty <= 0;
75                      if( waddr == raddr )
76                          fifo_full <= 1;
77                      else
78                          fifo_full <= 0;
79                  end
80          endcase
81
82  endmodule

```

```

1 .global entry
2 .data
3     .word    0x1          /* 0x200*/
4     .word    0xf4240     /* 0x201*/
5     .ascii   "Hello , world!" /* 0x202*/
6     .byte    0x0a
7     .byte    0x0d        /* 0x211*/
8 .text
9 .ent entry
10 entry:
11
12     lw $t0, 0x400 /* load sw */
13     lw $t2, 0x200 /* $t2 = 0x1 */
14     beq $t0, $t2, SEND_MODE /* if sw[0] == 1 jmp to SEND */
15
16     ECHO_MODE:
17         lw $t1, 0x800
18         sw $t1, 0x400
19         sw $t1, 0x800
20         j entry
21
22     SEND_MODE:
23         lw $t0, 0x201 /* $t0 = time*/

```

```

24     andi $t2, 0x0    /* $t2 = 0 */
25     dec_loop:
26         sub $t0, $t0, 1
27         beq $t0, $t2, to_send
28         j dec_loop
29     to_send:
30     lw $t0, 0x202    /* $t0 = ptr to str */
31     lw $t2, 0x211    /* $t0 = ptr to last symbol*/
32     send_to_uart_loop:
33         lw $t1, ($t0)
34         sw $t1, 0x400
35         addi $t0, 0x1
36         beq $t0, $t2, entry
37         j send_to_uart_loop
38     j entry
39 .end entry

```

Вывод

В ходе выполнения лабораторной работы были исследованы принципы работы шины Wishbone, с помощью которого был встроен в микропроцессорную систему MIPS32 контроллер UART.